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Abstract— A low voltage linear transconductor is introduced. 
The circuit is a pseudo differential architecture that operates with 
±0.2V supplies and uses 900nA total biasing current. It employs a 
floating battery technique to achieve low voltage operation. The 
transconductor has a 1MHz bandwidth. It exhibits a SNR = 72dB, 
SFDR = 42dB and THD = 0.83% for a 100mVpp 10kHz sinusoidal 
input signal. Moreover, stability is not affected by the capacitance 
of the signal source. The circuit has been validated with a 
prototype chip fabricated in a 130nm CMOS technology. 
Index Terms—Analog integrated circuits, low-power, low 
voltage, linear operational transconductance amplifier.  
I. INTRODUCTION
inear voltage-to-current converters (transconductors or
OTAs) and operational amplifiers (OP-AMPs) are core 
circuits of analog IC design. A transconductor that is linear 
over a wide differential input signal range Vd is a key element 
to implement current-mode and OTA-C systems. Some 
examples of the utilization of OTAs are: wide-band amplifiers, 
high frequency gm-C filters [1][2], multipliers [3] and 
precision rectifiers [4], among many others. 
Transconductors are used in current mode feedforward 
systems with only low impedance (high frequency) and low 
swing nodes in the signal path. These systems mainly rely on 
current mirrors [5] and they can have very wide bandwidth. 
Conventional transconductor and OP-AMP architectures use 
a differential input stage. The headroom of the differential pair 
HRDP constrains the differential and common mode input 
swing to a relatively small value Vppswing=Vsupply-HRDP, where 
HRDP~VGS+VDSsat. The headroom is directly affected by Vsupply. 
With the scaling down of CMOS fabrication technologies, the 
nominal supply voltage has continuously decreased. On the 
other hand, the threshold voltage of PMOS and NMOS 
transistors has not been reduced at the same rate. As a 
comparison example a 130nm CMOS process has a nominal  
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supply voltage Vsupply=1.2V and PMOS and NMOS threshold 
voltages VTHN ≈ | VTHP | ≈ 0.4V. While for a 16nm CMOS 
process supply voltage has been reduced to Vsupply=0.7V while 
the threshold voltage is approximately the same VTH≈0.4V. 
This limits the portability of a circuit design with scaling 
down of  CMOS technologies.  
Even in older technologies that can use higher supply 
voltages it is convenient to operate with very low supply 
voltages in order to achieve very low power dissipation which 
is of paramount importance in some applications such as 
biomedical [6][7] and wireless applications.   
Subthreshold operation of MOS transistors is a natural 
option for low voltage systems because it allows gate-source 
voltages lower than VTH which lessen supply requirements [8].   
Another technique that allows operation of linear 
transconductors with very low supply voltages and with close 
to rail to rail differential input swing is based on floating gate 
transistors [9].  They use capacitive voltage dividers to reduce 
swing at the input terminals of the transconductor and to shift 
the DC common mode input voltage at the gates of the 
differential pair close to one of the rails in order to provide 
additional headroom for the input differential pair.  Since they 
are based on charge conservation, they cannot be used in 
CMOS technologies with gate leakage. Quasi floating gate 
techniques [10][11] allow implementation of dynamic low 
voltage transconductors with wider differential input range. 
Due to their dynamic nature and the utilization of pseudo 
resistors implementing very large resistive elements they may 
have large turn on times.   
     Another technique that allows implementation of low 
voltage linear OTA’s is the bulk driven (BD) technique [12]-
[15]. In this technique input signals are injected at the bulk 
terminals rather than at the gate terminals of the MOS 
transistor. In order to avoid forward biasing of the bulk PN 
junctions at the input terminals of the MOS transistor the 
differential (and common mode) input swing is limited to 
approximately ±0.3V. Larger swings result in very large input 
currents that load the input signal source.  
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     Both the floating gate technique and the bulk driven 
technique suffer from significant degradation (typically a 
factor 5 or higher) of input noise, input offset voltage and of 
the gain-bandwidth (GB) product. In floating gate circuits this 
is caused by the input capacitive divider, while, in bulk-driven 
circuits it is due to the fact that the bulk transconductance gain 
gmb is approximately a factor 5 smaller than the main 
transconductance gain gm. 
A gate-driven technique to implement low voltage OTAs is 
based on CMOS inverters [16]. In this technique in order to 
keep linear transconductance both inverter transistors must be 
on at all times. For this reason (similar to BD circuits) the 
technique of [16] has very small signal swing Vswingpp=Vsupply-
VGS-VSG, with low supply voltage. Other limitations that affect 
this technique are that the transconductance is strongly supply 
and temperature dependent, it has poor CMRR and the 
quiescent current (static power dissipation) is also strongly 
dependent on the common mode input voltage. 
In this paper we report and show experimental verification 
of a gate-driven differential linear voltage-to-current converter 
that operates with ±0.2V supply voltages, with large 
differential and common mode input signal range and without 
the GB, offset and noise degradation associated with floating 
gate and bulk driven circuits. In addition, the transconductor 
has high input impedance and high CMRR. 
This paper is organized as follows: Section II describes the 
proposed circuit. The AC and noise analysis are presented in 
Sections III and 0, respectively. In Section V the simulated 
and experimental results of a test chip are discussed. 
Conclusions are presented in Section VI. 
II. CIRCUIT DESCRIPTION
 Fig. 1a shows an auxiliary circuit used to implement a wide 
input range low-voltage linear V to I conversion unit. The 
differential amplifier (DA) with NMOS input transistors used 
in this circuit is shown in Fig. 1b. The circuit of Fig. 1a 
operates as follows: 
     The positive input terminal of the DA is connected to a 
voltage VDDP which is very close to VDD, (VDDP≈VDD-0.07V). 
This provides a headroom for the DA with value HRDP= Vsupply 
- 0.07V which allows the circuit to operate with a minimum
supply voltage VsupplyMin=HRDP=VGS+VDSsat. A current IR is
generated by connecting the voltages VCtrlP and voltage VCtrlN
at the gates of transistors MPBatt and MNBatt. They generate 
equal sourcing and sinking currents IR that flow through R and 
have a value that satisfies the conditions of eq. (1) and (2), 
where IQ=VDDP/R and is=Vs/R. This causes the voltage VA at 
the negative input terminal of the DA to have a value VDDP 
equal to the voltage at the positive input terminal. Note that 
the current Is supplied by the signal source VS is ideally zero. 
This avoids loading the signal source Vs by the V to I 
conversion unit. Additional sinking and sourcing (eventually 
scaled) replicas of the current IR can be generated using the 












sQR iII  (2 ) 
The generation of complementary output current signals 
±iout free from the offset term IQ and common mode 
components requires two auxiliary V-I conversion circuits 
with their input terminals connected to differential input 
signals Vs1 and Vs2 as shown in Fig. 1c. The two V-I converters 
generate sinking and sourcing currents with values IR1=IQ-
Vs1/R and IR2=IQ-Vs2/R   that are used to generate 
complementary offset free output currents ±iout=±(Vs1-Vs2)/R. 
The transconductor has a transconductance gain gmOTA= 
iout/(Vs1-Vs2)=1/R. 
Note that VDDP has a value VDDP=VDD - 0.07V to leave 
headroom for the PMOS transistor MPBatt in Fig. 1a to operate 
as a current source. The output voltage range is limited by the 
drain-source saturation voltage of transistors MPBatt, MNBattC 
and MNBatt, to a value Vs=(VDD-VSS)-2|VDSsat|≈ 0.26V. 
(assuming Vsupply=0.4V and VDSsat=0.07V). On the input side 
the range is also limited in the positive direction by the voltage 
VDDP since the input signal cannot be higher than VDDP. 
Although linear V to I conversion is achieved using the DA 
with negative feedback the bandwidth of the V-I conversion 
can be high since it is a local feedback loop with only parasitic 
capacitances at all nodes in the circuit of Fig. 1a. If necessary, 
a small compensation capacitance Cc can be used at node 
VCtrlP of the DA to generate a dominant pole that achieves a 
phase margin greater than 60o. A detailed analysis is presented 
in the following section.   
The proposed approach is based on two single ended circuits 
in parallel and can be classified as a pseudo differential 
scheme. In most pseudo differential systems (like an MOS 




























































Fig. 1 a) Low voltage linear V-I conversion unit. b) Transistor level implementation of the differential amplifier (DA). c) Low voltage OTA with differential 
input Vd=Vs1-Vs2 and complementary output currents using two linear V to I conversion units. 
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common mode and static current components are strongly 
dependent on the common mode input voltage which can lead 
to large and unpredictable common mode drain current values. 
In pseudo differential pairs drain currents have a strong 
nonlinear dependency on the input static and common mode 
voltages, on transistor parameters and on temperature. In the 
presence of a common mode voltage VCM, the common mode 
current iCM varies following the transistor square law in strong 
inversion or has an exponential dependence when the 
transistors operates in subthreshold. This can cause the power 
dissipation of a circuit with a pseudo differential MOS 
amplifier to increase significantly with the common mode 
input voltage VCM. This is not the case for the scheme 
presented here. If Vs1,VS2 are non-complementary voltages and 
have a common mode input component VCM=(Vs1+Vs2)/2, then 
IR1 and IR2 will be given by (3) and (4). Where Vd=Vs1-Vs2, 
iout=Vd/2R and ICM=(Vs1+Vs2)/2R. Although the proposed 
architecture can be considered as a pseudo differential scheme, 
it offers the advantage of having a well-defined common mode 
current ICM. This current is linearly dependent on VCM and on 
G=1/R. Moreover, its maximum value ICMMAX is reached when 
VCM= VSS+VDSsat and is less than twice the quiescent current. 
 The common mode current ICM along with the quiescent 
current IQ that appears in IR1 and IR2 are cancelled when the 































If required, the transconductance can be made tunable by: 
a) replacing R by an MOS transistor in triode region such that
the resistance can be controlled by the gate voltage of the
transistor, b) utilization of gain programmable current mirrors
in the V to I conversion unit.
III. AC ANALYSIS
 A simplified AC equivalent circuit to derive the open loop 
gain of the circuit of Fig. 1a is shown in Fig. 3 whose small 
signal representation is shown in Fig. 2. The feedback loop is 
opened, and a test voltage VS is applied at the gate of M1. The 
signal source Vs applied at node Z is represented only by its 
internal impedance Rs in parallel with Cs. The resistance Rs is 
assumed to satisfy the condition Rs<<ro. The case of a high 
impedance signal source Rs~ro (or higher) is not of interest 
since a high impedance source performs already as a current 














































Fig. 4 Circuit representation for noise analysis. 
Assuming ro>>R, Rs, 1/gm it can be shown that the open 
loop gain AOL is approximately given by (5), having a single 
pole  PX defined by (9), where CX  and rX are the capacitance 
and resistance at node X, being rX=ro1||ro2. 
 The open loop DC gain (AOLDC)  is expressed in (6), where 
AI  (7) is the gain of the first stage and AII (8) is the gain of the 
second stage, (Vout/VS corresponds to the negative of the open 
loop gain). For the second stage there is a pole-zero 
cancellation.  
The gain bandwidth product (GB) of the circuit is given by 
(10). From this equation it can be seen that the circuit 
performs approximately as a one pole system with high GB. 
Therefore, the impact of the source capacitance on the stability 
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Fig. 2 Small signal representation of battery and output branch. 
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TABLE I PERFORMANCE AND DESIGN PARAMETERS OF LOW-VOLTAGE 
LINEAR TRANSCONDUCTOR 
Parameter Value Parameter Value 
gmOTA(µA/V) 0.769 IBIAS (µA) 0.1 
WPMOS (µm) 18 Supply Voltage (V) ±0.2 
WNMOS (µm) 2.88 AOL (dB) 37.4 
LPMOS / NMOS (nm) 360 f-3dB OTA(MHz) 1.099 
R  (MΩ) 1.3 GB (kHz) 600 
RL  (MΩ) 1.3 Phase Margin ( ° ) 52 
VDDP (V) 0.12 Rout  (MΩ) 100 
* with short circuit at output

























Fig. 6 Testbench diagram of the low voltage OTA with external components 
and equipment. 
IV. NOISE ANALYSIS
The noise representation of the circuit of Fig. 1a is shown in 
Fig. 4 that includes noise current sources. The noise analysis 
of this circuit, assuming AI>>1, leads to an equivalent input 
noise voltage approximately given by (11). This expression 
includes the thermal and 1/f noises. The noise bandwidth is 
given by (12). In the specific case of thermal noise, it is given 




























































V. SIMULATION AND EXPERIMENTAL RESULTS
The proposed circuit of Fig. 1 with a single-ended output 
was fabricated in a 130nm CMOS nwell process. This 
technology has nominal NMOS and PMOS threshold voltages  
Fig. 7 Measured output of the transconductor with 200mVpp @ 10kHz single-
ended triangular input. 
Fig. 8 Experimental output waveform of the transconductor with 400mVpp @ 
10kHz triangular single-ended input signal. 
Fig. 9 Measured spectrum with a 0.1Vpp @10kHz sinusoidal single-ended 
input. 
VTHN ≈ |VTHP| ≈ 0.4V and nominal supply voltage 
VsupplyTech=|VDD-VSS|=1.2V.  The circuit was designed to 
operate in subthreshold with a bias current Ibias=100nA with 
dual supply voltages ±0.2V and VDSsat=0.07V. The bias current 
leads to  gate-source voltages of NMOS transistors with 
aproximate values VGSNMOS≈0.16V and source-gate voltage of 
PMOS transistors with values VSGPMOS≈0.14V.  Fig. 5 shows a 
micrograph of the fabricated circuit, while the test bench of 
the circuit is shown in Fig. 6. 
Table I shows the transductor design values employed. The 
resistance used in the transconductor has a value  R=1.3MΩ. 
The associated area occupied by R was 0.00134mm2. The chip 
also has an integrated load resistor RL=1.3MΩ that is 
connected between the output of the transconductor and 
ground. This implements a feedforward amplifier with a gain 
AV=gmOTARL = RL/R = 1V/V. An on-chip buffer with input 
capacitance of approximately CL≈0.2pF was used at the output 
of the trasconductor. The transconductor works with dual 
supply voltages of ±0.2V and it was tested with a single-ended 
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The measured ouput voltage of the circuit operating with 
±0.2V is depicted in Fig. 7; the input signal is a 10kHz 
200mVpp triangular signal. As it can be seen it has a linear 
output. The ouput with a rail-rail input signal is shown in Fig. 
8. This is limited by the value of voltage VDDP. When VS has a
value equal to VDDP  the current IR is equal to zero (1).
 The measured amplitude spectrum of the output upon 
application of a 10kHz 100mVpp sinusoidal single-ended 
input signal is shown in  
Fig. 9. Under this conditions the transconductor with the 
resistive load exhibits a SFDR= 42dB, SNR=72dB and THD = 
0.83%.  
The amplifier’s experimental bandwidth was 500kHz. This 
bandwidth results from the internal pole of the transconductor 
(approximately 1.1MHz) and the output pole of the 
transconductor generated by the parallel combination of CL 
and RL (approximately 1 MHz). Table II shows a  performance 
comparison with other published linear transconductor works. 
No comparison has been done to OTAs used as op-amps in 
close loop since they are not linear and have a very small 
differential input range. The FoM used for comparison was 
proposed by [18] and expressed in (15),  where VinMax  is the 
maximum input signal (for 1% THD) and VSupply=VDD-VSS.  
PVT corners simulations have been performed to 
characterize the operation of the design under different 
environmental conditions. It was found that the design is 
robust to PVT variations: temperature variations 0-85 °C, on 
the power supply voltage variations VDD±10% and the process 
corners: tt, ss, ff, sf and fs. The design is robust to process and 
temperature variations since the circuit’s transient and AC 
responses show negligible changes. Variations in the power 
supply result in an ouput DC offset with maximum value of 
10mV. 
VI. CONCLUSION
A method to implement gate-driven ultra-low voltage linear 
transconductors that are capable to operate with ±0.2V supply 
voltage and wide input linear range was introduced. The 
design uses 900nA total biasing current. Despite the low 
biasing current and supply voltages, it achieves a relatively 
high transconductor bandwidth of 1MHz. The scheme was 
experimentally validated with a test chip prototype in 130nm 
CMOS technology.   
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